|
Who's Online
There currently are 5828 guests online.
|
Categories
|
Information
|
Featured Product
|
|
|
|
|
There are currently no product reviews.
;
Rapid, clear well done as all the scheme I downloaded from this site. Great job very functional and very useful
;
Great copy of the manual, has all information required for servicing,
;
I work at an authorized service center and I can tell if a manual is as it should be. This one is. It may be a scan, but a very good one at that. The interesting part for me was the curcuit diagram which was scanned at high quality, making it as good as the original. I will definitely be back as a customer. I need not say this, but I will: the price was the best. Thank you owner-manuals.com .
;
really a very good manual even sometimes the quality is no so good as before still very readible and very very useful!
;
FAST very good and clear a great unexpensive job!!! very recomended for all people who are preofessional or hobbists as me!!!!!!
CIRCUIT OPERATIONAL DESCRIPTION
4) SDRAM : HY57V660ET-7 (DV-000S/DV-00S/DV-200S/DV-300S/DV-400S/DV-70S) This sends and receives data with MPEG decoder and performs the video signal processing. Every video signal output from DVD player is once stored in SDRAM and then encoded in MPEG decoder and finally output into the analog signal. SDRAM applied to DVD module has the capacity of 6MBit(048576 x 6bit x Bank), sends and receives data with MPEG decoder by 6 bit. Description THE Hynix HY57V660E is a 6,777,26 bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic appli-cations which require large memory density and high bandwidth. HY57V660E is organized as 2banks of 524,288x6. HY57V660E is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are synchronizedwith the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and outputvoltage levels are compatible with LVTTL. Programmable options include the length of pipeline (Read latency of ,2 or 3), the number of consecutive read or write cycles initi-ated by a single control command (Burst length of ,2,4,8 or full page), and the burst count sequence(sequential or interleave). Aburst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by anew burst read or write command on any cycle. (This pipeline design is not restricted by a `2N` rule.)
3
Sm(DAEWOO_1389C)060109.indd
13
2006-1-13
15:42:03
|
|
|
> |
|